






CSI Pin Name	CSI DPHY 4-Lane	CSI DPHY 2+1 Mode	CSI CPHY 3Phase Mode
CSI0_3PHASE_PIN0	CSI0_CLKP	CSI0_2LANE_CLKP	NC
CSI0_3PHASE_PIN1	CSI0_CLKN	CSI0_2LANE_CLKN	CSI0_TRI0_A
CSI0_3PHASE_PIN2	CSI0_DP0	CSI0_2LANE_DP0	CSI0_TRI0_B
CSI0_3PHASE_PIN3	CSI0_DN0	CSI0_2LANE_DN0	CSI0_TRI0_C
CSI0_3PHASE_PIN4	CSI0_DP1	CSI0_2LANE_DP1	CSI0_TRI1_A
CSI0_3PHASE_PIN5	CSI0_DN1	CSI0_2LANE_DN1	CSI0_TRI1_B
CSI0_3PHASE_PIN6	CSI0_DP2	CSI0_1LANE_DP0	CSI0_TRI1_C
CSI0_3PHASE_PIN7	CSI0_DN2	CSI0_1LANE_DN0	CSI0_TRI2_A
CSI0_3PHASE_PIN8	CSI0_DP3	CSI0_1LANE_CLKP	CSI0_TRI2_B
CSI0_3PHASE_PIN9	CSI0_DN3	CSI0_1LANE_CLKN	CSI0_TRI2_C
CSI1_3PHASE_PIN0	CSI1_CLKP	CSI1_2LANE_CLKP	NC
CSI1_3PHASE_PIN1	CSI1_CLKN	CSI1_2LANE_CLKN	CSI1_TRI0_A
CSI1_3PHASE_PIN2	CSI1_DP0	CSI1_2LANE_DP0	CSI1_TRI0_B
CSI1_3PHASE_PIN3	CSI1_DN0	CSI1_2LANE_DN0	CSI1_TRI0_C
CSI1_3PHASE_PIN4	CSI1_DP1	CSI1_2LANE_DP1	CSI1_TRI1_A
CSI1_3PHASE_PIN5	CSI1_DN1	CSI1_2LANE_DN1	CSI1_TRI1_B
CSI1_3PHASE_PIN6	CSI1_DP2	CSI1_1LANE_DP0	CSI1_TRI1_C
CSI1_3PHASE_PIN7	CSI1_DN2	CSI1_1LANE_DN0	CSI1_TRI2_A
CSI1_3PHASE_PIN8	CSI1_DP3	CSI1_1LANE_CLKP	CSI1_TRI2_B
CSI1_3PHASE_PIN9	CSI1_DN3	CSI1_1LANE_CLKN	CSI1_TRI2_C
CSI2_3PHASE_PIN0	CSI2_CLKP	CSI2_2LANE_CLKP	NC
CSI2_3PHASE_PIN1	CSI2_CLKN	CSI2_2LANE_CLKN	CSI2_TRI0_A
CSI2_3PHASE_PIN2	CSI2_DP0	CSI2_2LANE_DP0	CSI2_TRI0_B
CSI2_3PHASE_PIN3	CSI2_DN0	CSI2_2LANE_DN0	CSI2_TRI0_C
CSI2_3PHASE_PIN4	CSI2_DP1	CSI2_2LANE_DP1	CSI2_TRI1_A
CSI2_3PHASE_PIN5	CSI2_DN1	CSI2_2LANE_DN1	CSI2_TRI1_B
CSI2_3PHASE_PIN6	CSI2_DP2	CSI2_1LANE_DP0	CSI2_TRI1_C
CSI2_3PHASE_PIN7	CSI2_DN2	CSI2_1LANE_DN0	CSI2_TRI2_A
CSI2_3PHASE_PIN8	CSI2_DP3	CSI2_1LANE_CLKP	CSI2_TRI2_B
CSI2_3PHASE_PIN9	CSI2_DN3	CSI2_1LANE_CLKN	CSI2_TRI2_C

CAD NOTE:
About star route from PMIC output Cap:




File			
E7_MB_V1			
Size	Document Number	Rev	
D	<Doc> MSM8953 POWER2	V1.0	
Date:	Wednesday, August 09, 2017	Sheet	7 of 34







Function	Circuit type	Default voltage (V)	Specified range (V) (MSM8953)	Programmable range (V)	Rated current (mA)	Default on	Expected use (MSM8953)
S1	SMPS	0.87	0.4-1.14	0.32-2.04	3000	N	MSM modem
S2	SMPS	0.87	0.4-1.14	0.32-2.04	4000	Y	MSM core and graphics
S3	SMPS	1.225	1.2-1.25	0.32-2.04	2000	Y	LPODRG1,PODR3, MPI, CSI, and DSI; low-voltage LDOs (1, 2, 3, and 23)
S4	SMPS	2.04	1.8-2.04	0.32-2.04	2000	Y	High-voltage LDOs (4, 5, 6, 7, 16, 19, RFCLK, and XG)
S5	SMPS	0.87	0.4-1.14	0.35-1.355	3750	Y	MSM applications processor
S6	SMPS	0.87	0.4-1.14	0.35-1.355	3750	Y	MSM applications processor
S7	SMPS	0.915	0.4-1.14	0.32-2.04	2000	Y	VDDMX




L1	NMOS LDO	1.0	1.0	0.375~1.5375	600	N	RFICs	
L2	NMOS LDO	1.100	1.100	0.375~1.5375	1200	N	Camera - Digital	
L3	NMOS LDO	0.925	0.925	0.375~1.5375	600	Y	MSM DSI PLL, USB	
L4	PMOS LDO	1.800	1.800	1.750~3.3375	450	N	RFICs and GPS eN/A	
L5	PMOS LDO	1.800	1.800	1.750~3.3375	600	Y	Most digital I/Os, MSM pad groups 3 and 7, LPDDR, and eMMC	
L6	PMOS LDO	1.800	1.800	1.750~3.3375	300	N	MSM QFPROM, camera, touchscreen, display, and sensors	
L7	PMOS LDO	1.800	1.800	1.750~3.3375	300	Y	MSM analog, USB, and PLLs, WCN XO, and PM baseband clock driver	
L8	PMOS LDO	2.900	2.900	1.750~3.3375	600	Y	eMMC	
L9	PMOS LDO	Vout = 3.3 V for VBAT = 3.575 V, Vout = 3 V for VBAT = 3.575 V		3.000~3.300	1.750~3.3375	600	N	WCN

Function	Circuit type	Default V (V)	Specified range (V) (MSM8953)	Programmable range (V)	Rated current (mA)	Default ON	Expected use (MSM8953)
L10	PMOS LDO	3.0	3.0	1.750~3.3375	150	N	Sensors and touchscreen
L11	PMOS LDO	2.950	2.950	1.750~3.3375	800	Y	Micro SD
L12	PMOS LDO	2.950	1.800/2.950	1.750~3.3375	50	Y	MSM pad group 2 and SOC2
L13	PMOS LDO	3.125	3.125	1.750~3.3375	150	Y	MSM USB type C and PMIC and external codec audio
L14	PMOS LDO	1.800	1.800/3	1.750~3.3375	50	N	MSM pad group 5, dual-voltage UIM1, and NFC
L15	PMOS LDO	1.800	1.800/3	1.750~3.3375	50	N	MSM pad group 6 and dual-voltage UIM2
L16	PMOS LDO	1.800	1.800	1.750~3.3375	5	N	PMIC HKADC
L17	PMOS LDO	2.850	2.850	1.750~3.3375	300	N	Camera and display
L18	PMOS LDO	2.700	2.700	1.750~3.3375	150	N	QTI RF front-end
L19	NMOS LDO	1.350	1.350	0.375~1.5375	600	N	MSM analog, WCN, and WGR
L20	Low-noise LDO	1.74	1.74	1.74~3.3375	5	Y	PMIC XO circuits
L21	Low-noise LDO	1.74	1.74	1.74~3.3375	5	N	PMIC RF clock buffers
L22	PMOS LDO	2.800	2.800	1.750~3.3375	150	N	Camera - analog
L23	NMOS LDO	1.15	1.15	0.375~1.5375	600	N	Camera - digital






Main MONO Camera






Rear Camera Flash




厂家	12C READ	12C WRITE	ID
丘钛微	OK 5B	OK 5A	HIGH
保宇	OK 21	OK 20	LOW

Front Camera

待和结构确认方向




Front Camera Flash




E-compass

厂家	12C READ	12C WRITE
EM1120	19	18




Gyro+A sensor

厂家	I2C READ	I2C WRITE
SM1120	D1	D0




ALS PS


厂家	12C READ	12C WRITE
57K3211-35A	91	90



Finger Print





Keys





Signal	Description
KPSNS0	Volume Up
PM_RST_N	Volume Down
KYPD_PWR_N	PWER_ON


[0, 10, 11, 12, 13, 14, 15, 16, 20, 21, 26, 27, 29, 31]




Battery Connector



BTB Connector




JTAG CONNECTOR









MARK POINT


Grounding




PCBA AUTOMATIC TEST point


Shielding







Title E7_MS_V1		
Size D	Sheet Name LD20-F7505	Rev V1.0
Date: Wed Nov 14 09:44:00 AM 2013 User: 20 of 34		



WLAN_FEM

NOT TO BE USED, COPIED, REPRODUCED IN WHOLE OR IN PART NOR
THE CONTENTS REVEALED IN ANY MANNER TO OTHERS WITHOUT THE
EXPRESS WRITTEN PERMISSION OF QUALCOMM.
THIS TECHNICAL DATA MAY BE SUBJECT TO U.S. AND INTERNATIONAL
PATENT, TRADE SECRET OR OTHER INTELLECTUAL PROPERTY RIGHTS. QUALCOMM
CONTRARY TO U.S. AND INTERNATIONAL LAW IS STRICTLY PROHIBITED.
Copyright (C) 2018 QUALCOMM Technologies, Inc.
All rights reserved.




CONFIDENTIAL AND PROPRIETARY QUALCOMM TECHNOLOGIES, INC.

QUALCOMM IS A REGISTERED TRADEMARK OF QUALCOMM
INCORPORATED IN THE UNITED STATES AND MAY BE REGISTERED
IN OTHER COUNTRIES. OTHER TRADEMARKS AND SERVICE MARKS
MAY BE TRADEMARKS OR REGISTERED TRADEMARKS OF
THEIR RESPECTIVE OWNERS.

QUALCOMM Technologies, Inc.
5775 Morehouse Drive
San Diego, CA 92121-1714
U.S.A.

Title		Rev
87_ML_V1		V1.0
Doc	LD33-PT505	
Rev	Wednesday, August 16, 2017	Sheet 31 of 34



	extra S3201 option	Non-extra S3201 option
R3200	DNI	0ohm
R3201	DNI	0ohm
C3200	33pF	DNI
C3201	33pF	DNI
S3201	SAFFB1G56KB0F0A	DNI

GPS

NOT TO BE USED, COPIED, REPRODUCED IN WHOLE OR IN PART, NOR ITS CONTENTS REVEALED IN ANY MANNER TO OTHERS WITHOUT THE EXPRESS WRITTEN PERMISSION OF QUALCOMM. THIS TECHNICAL DATA MAY BE SUBJECT TO U.S. AND INTERNATIONAL EXPORT, RE-EXPORT OR TRANSFER (EQUIPMENT) LAWS. DIVULGURE CONTRARY TO U.S. AND INTERNATIONAL LAW IS STRICTLY PROHIBITED. Copyright (C) 2018 QUALCOMM Technologies, Inc. All rights reserved.		QUALCOMM Technologies, Inc. 5775 Morehouse Drive San Diego, CA 92121-1714 U.S.A.	
CONFIDENTIAL AND PROPRIETARY QUALCOMM TECHNOLOGIES, INC. QUALCOMM IS A REGISTERED TRADEMARK OF QUALCOMM INCORPORATED IN THE UNITED STATES AND MAY BE REGISTERED IN OTHER COUNTRIES. OTHER REGISTRY AND TRADE NAMES MAY BE TRADEMARKS OR REGISTERED TRADEMARKS OF THEIR RESPECTIVE OWNERS.		Title 87_MRL_V1 Size 1200-PT505 Rev V1.0	

Change list